NA by Barber, Arthur Houghton
Arthur Houqhton Barber
,
DEVELOPMENT OF A MICROPROCESSOR-BASED







DEVELOPMENT OF A MICROPROCESSOR- BASED
INSTRUMENT FOR STATIC TESTING SMALL
ROCKET ENGINES
bv
Arthur Houghton Barber, III
September 1979
Thesis Advisor M. L. Cotton









2. GOVT ACCESSION NO. 1. RECIPIENT'S CATALOG NUMIC*
4. TITLE (and Submit)
Development of a Microprocessor-Based
Instrument for Static Testing Small
Rocket Engines





Arthur Houghton Barber, III
(. CONTRACT OR SRANT NUMRERf*)
» PERFORMING ORGANIZATION NAME AND AOOREII
Naval Postgraduate School
Monterey, California 93940
10. PROGRAM ELEMENT. PROJECT, TASK
AREA A WORK UNIT NUMBERS





IS. NUMBER OF PAGES
U MONITORING AGENCY NAME A AOORESSf/r dl Ilarant tram Controlling Olllcm)
Naval Postgraduate School
Monterey, California 93940




l«. DISTRIBUTION STATEMENT (al <hl, Kaparl)
Approved for public release; distribution unlimited.
17. DISTRIBUTION STATEMENT (al Ola «*• tract anlataal In Bleak 20, // dlllmrani tram Rowan)
It. SUPPLEMENTARY NOTES






20 ABSTRACT rCanllnua am rvvarM aide II naaaaaery am* Identity ay Hack—BB»
A microprocessor-based instrument was developed for static
testing solid-fuel rocket engines having peak thrusts of 130
Newtons or less and total impulses of up to 100 Newton- seconds
It measured peak thrust, total impulse, burn time, pyrotechnic
delay time, and maximum casing external temperature, all to
relative accuracies of two percent of the smallest expected




I JAN 71 1473 EDITION OF I MOV tt It OBIOLETE
S/N 102-0 14- ««0 I UNCLASSIFIED
tSCURITY CL AttlFICATION OF TNIt PAGE r»%«n Data gnlaradt

UNCLASSIFIED
t>euwt» eu*»i>'C*Tiow o» Twit noifw„
full scale. The instrument was designed for minimum parts cost
and for portable operation from two twelve-volt batteries. It
may be easily modified to test engines with five to ten times





, „ Cu .,t, cl-m^.cat.on o' '-• • iGf***" 0«#« #w»»»»*l

Approved for puhlic release; distribution unlimited,
Development of a Microprocessor-Based Instrument
for Static Testing Small Rocket Engines
by
Arthur Houghton Barber, III
Lieutenant, United States Navy
B.S. , MIT, 1973
Submitted in partial fulfillment of the
requirements for the degree of






A microprocessor-based instrument was developed for static
testing solid-fuel rocket engines having peak thrusts of 130
Newtons or less and total impulses of up to 100 Newton- seconds
.
It measured peak thrust, total impulse, burn time, pyrotechnic
delay time, and maximum casing external temperature, all to
relative accuracies of two percent of the smallest expected
values. This corresponds to better than 0.1 percent of full-
scale. The instrument was designed for minimum parts cost and
for portable operation from two twelve- volt batteries. It may
be easily modified to test engines with five to ten times
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I. INTRODUCTION
The object of this thesis effort was to develop a
minimum- cost , field- transportable instrument for static test-
ing small solid-fuel rocket engines and accurately measuring
several of their performance parameters. The system was
specifically tailored to test model rocket engines for com-
pliance with various state and Federal safety requirements
and international standards for use in record attempts. For
these purposes, measurements of total impulse, peak thrust,
thrust duration, pyrotechnic delay duration, and casing
external temperature were required, all to an accuracy of
two percent of the peak value in each test. This instrument
could be used with little modification to test any type of
rocket engine having a thrust of 150 pounds or less and a
total impulse of less than 200 pound- seconds
.
The various parameters of interest here could certainly
all have been measured with purely analog electronics. This
could, for example, have been done by use of a mult i - channel
fas t- response chart recorder. Such a recorder is very expen-
sive and not easily portable, and its accuracy depends on
proper selection of the scales to be used, which requires
some advance knowledge of the performance expected from the
test item. A microprocessor- based digital system has none
of these disadvantages, and this is why the more complex
digital design was used.

At the expense of some complexity in software, the system
developed for this thesis delivered the required accuracy
without advance scale selection when used to test a wide var-
iety of rocket engines. In order to minimize parts costs,
the system was developed as a single-purpose instrument rather
than as an adaptation of an existing microcomputer.
The instrument consisted of a mechanical force transducer
and a thermocouple temperature sensor, followed by analog
amplifying and filtering circuits and a digital processing
system. This microprocessor digital system performed analog-
to-digital conversion, detection or computation of the values
of the five parameters of interest, storage of the digital
data representing thrus t- vs . - time history, and display (under
operator control) of the measured data. Figure 1 shows the










The engines which this system was designed to test come
in a wide variety of powers, sizes, and durations, and have
many different variations of thrust with time. Information
on the general values of these parameters is not always avail-
able before a test, and even if it is not the parameters must
be measured to an accuracy of two percent of their value.
Consequently, this system was designed to have a maximum
error of roughly two percent of the smallest value expected
for each parameter. This gave it a performance on larger
engines much better than the minimum requirements. The range
of variation of each parameter which was used in establishing
the design is given in Table I. Some typical shapes for the
variations of thrust with time are given in Figure 2.
TABLE I
CHARACTERISTICS OF DESIGN INPUTS TO SYSTEM








Newtons 2.0 7 5.0
Newton- seconds 0.5 99.99
seconds 0. 20 9 . 5
seconds 0.0 15.00




Figure 2. Example shapes of thrust-time inputs
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Model rocket engines include a small gas-generating
charge for activation of recovery systems, which may go off
from to 15 seconds after the propellant has burned out.
The "thrust" spike which this produces on a test stand must
not be considered when computing total impulse or peak thrust.
With some types of engines there is an igniter-produced
"thrust" spike prior to actual propellant ignition, and this
must be ignored when computing thrust duration and total
impulse. The system software had to be designed to perform
both of these tasks.
A major consideration in the design of a digital data-
collection system is the choice of a sampling rate. This
rate must be at least twice the highest frequency component
in the analog signal being sampled to avoid aliasing. The
sampling rate has a great effect on the amount of memory
required to store the samples and on the technique and hard-
ware used in analog- to- digital conversion. Consequently,
its selection was the first step in the design of the digital
portion of this system. The natural frequency of the mechan-
ical transducer used in this system was about 500 Hz, per-
mitting sampling rates of up to 1000 Hz.
In order to determine the minimum acceptable sampling
rate, the thrust transducer (described later) was built and
was connected to an amplifier circuit and a variable - frequency
four-pole low-pass filter. The direct output of the ampli-
fier was connected to one channel of a Honeywell 906C
14

Visicorder recording oscillograph, and the filtered output
was connected to a second channel. The recorder had flat
frequency response to beyond 1000 Hz, and hence did not
affect the results in this test. Various engines were fired
in the transducer, and the recorder outputs before and after
the filter were compared visually. The filter was set at
various values from 500 Hz to 200 Hz. No significant change
in the shape of the output by filtering was detected for any
engine at any filter setting. Clearly the engine thrust
variation contained no important information above 200 Hz
and could safely be low-pass filtered at this value. A
sampling rate of 500 Hz was chosen.
Casing temperature changes much more slowly than the
other parameters measured by this system. Typically, it
does not begin to rise until after the propellant has burned
out, and does not reach its peak value until 50 to 70 seconds
later. The sampling rate required for this parameter is not
easily compatible with the high rate required for thrust
sampling, so an analog peak detection circuit was used to
hold the voltage corresponding to peak temperature for later
one-time sampling by the digital system.
B. CONSTRAINTS ON PARTS SELECTION
This system was designed to be field-portable, that is,
operable from a pair of batteries connected to provide +12 V
and -12V with no more than one ampere of current drain on
either battery. In addition, it was desired to minimize
15

the total parts cost even if this required a modest increase
in software complexity and in hardware assembly time.
The voltage requirements posed no great difficulty, except
in the selection of the analog- to-digital conversion hardware.
Most A/D and D/A converters with the speed and number of bits
required use either a + 15V or a -15V power supply, or both.
A suitable and inexpensive D/A converter was eventually
obtained from Burr-Brown Research.
The current requirements dictated that Schottky low-power
transistor- transistor logic (LS-TTL) be used in place of
standard TTL in the digital circuit. CMOS logic was not used
because of its incompatibility with many of the microprocessor
system and other major special-purpose chips. The difference
in price and speed between LS-TTL and standard TTL was too
small to outweigh the major differences in current consump-
tion. Current requirements also determined the choice of a
liquid crystal display (LCD) for output rather than light-
emitting diodes (LED). Although an LED display would have
been substantially cheaper ($9. versus $20.) and slightly
less complex, a four-digit display of reasonable size would
have drawn at least 0.5 ampere and would have been unread-
able in sunlight during field use. The reflective LCD that
was chosen uses less than three milliamperes and is not
affected by sunlight.
There were three major constraints on the selection of
the microprocessor: cost, development system support, and
complexity. Performance was not a major issue, since this
16

application was neither exceptionally fast nor dependent on
large arithmetic computations. Nearly any eight-bit micro-
processor would have had adequate performance. At the time
that this project was undertaken, microprocessor development
system (MDS) support was available at the Naval Postgraduate
School for only three CPU chips: the Intel 8080A, the Zilog
Z-80, and the Motorola 6800. Because of the complexity of
the software required for this project, selection of a CPU
not supported by a sophisticated MDS would have been unwise.
The features required from the microprocessor system
were: 1) 15 or more I/O ports; 2) a programmable timer; and
3) 128 x 8 or more of static RAM (memory) for scratchpad and
stack use. It was determined that such a system using the
Z-80 would have used five chips and cost about $55., while
one using the 8080A would have used six chips and also cost
$55. A system using the 6802 (almost pin-for-pin compatible
with the 6800) could be assembled with two chips for $48.,
and this design was selected.
Parts cost was also a factor in the design of the analog
amplifier section of this system, and in the selection of
the analog- to-digital conversion technique. In both cases,
single modules existed which would have met all of the per-
formance requirements. Instead of a monolithic instrumenta-
tion amplifier for $17., a set of three operational amplifiers
(total parts cost $5.) was used for each transducer. Rather
than a fast monolithic 12-bit A/D converter module costing
17

(parts cost $30.} with, idle microprocessor computing capacity
being employed to generate successive approximation A/D logic.
In both cases, the result was a system which met every per-
formance requirement. The amount of effort expended in wiring
and in software development to achieve this, however, was so
great that the savings in parts cost was not justified.
Design of the RAM system for storing the thrust data
from the analog- to-digital conversion was a final major area
where cost and current requirements determined the design.
A 16K x 4 or 8K x 8 memory was required. A static memory of
this size using the most economical memory chips available
would have cost about $100. and consumed one ampere. The
dynamic memory that was chosen cost $55. and consumed 0.15
ampere. Once again, these savings were realized at the
expense of added software complexity.
C. ACCURACY REQUIREMENTS
Once the magnitudes of the expected inputs were defined,
it was possible to calculate the accuracy required of the
system as a fraction of full-scale values, and thus the
number of bits of analog/digital conversion required.
The accuracy needed in peak thrust measurement was two
percent of the minimum expected peak thrust (6.0 N) , or
0.12 Newtons. Full-scale was 130 N, so on this basis the
least significant bit in A/D conversion had to represent
one part in 150/0.12 = 1083. This is 10.1-bit accuracy.
18

Total impulse is simply the integral (digitally, the
sum) of thrust with time, so its error is just the error in
thrust multiplied by the duration of the thrust. A small
thrust error in a long-burning engine can add up to a large
total impulse error. However, if the thrust during this
time is much larger than the error, the total impulse error
will be only a small percentage. The error effect here
depends on the average thrust of the engine. If thrust is
measured to an accuracy of two percent of the minimum expected
average thrust, then assuming no timer or arithmetic errors
the total impulse error can never exceed two percent. Refer-
ring back to Table I, 2 percent of 2.0 N is 0.04 Newtons.
This is the accuracy of thrust measurement that must be
achieved to guarantee accuracy of total impulse to two per-
cent of its minimum expected value, or, .02 x .50 = . OIN-sec.
As a fraction of peak expected thrust, this requirement is
150/. 04 - 5250, or 11.7-bit accuracy. This more stringent
requirement supersedes the 10.1 bits needed for peak thrust.
A 12-bit conversion was chosen for thrust measurement.
For the temperature system, the maximum acceptable error
was 5°C. There were nonlinearities and errors in the sensor
itself (discussed later) which could introduce at least 2°C
of error, so it was desired to hold A/D quantization error
to i°C or less. Since the maximum value was 250°C, this was
one part in 250, or eight bits. For this system, only half
of the -SV to + 5V range of the A/D conversion input was used,
19

so relative to the full range nine bits of accuracy were
required. Actually, the same twelve-bit system was used
here as was used for thrust, and the last three bits were
ignored.
Event duration timing in this system was done with a
programmable timer driven by the system clock, which was
crystal-controlled. The only error here was the 0.002-second
quantization error, this being the interval between timer-
produced interrupts. This was negligible.
D. NOISE MINIMIZATION
The system developed in this project was intended to be
a highly accurate instrument. The accuracy requirements
placed on it were such that its analog portion had to be
capable of resolving microvolt signals from the transducers,
and its digital portion had to have less than one-half bit
of error in a 12-bit A/D conversion. This meant that careful
attention had to be paid to noise minimization from the
beginning of the design process. Reference 1 was a particu-
larly useful source of design techniques for noise reduction.
The design goal was a true-RMS noise voltage output of no
more than 1/4 of the least significant bit value. For the
thrust system, this was 0.6 millivolts. For the temperature
system, it was 4.8 millivolts.
The ground system of the transducer and analog portion
of the instrument was designed before the rest of the circuit.
The entire instrument was built inside a covered metal chassis
20

to shield the circuits from external electric fields. This
chassis was connected at only a single point to the other
parts of the instrument's ground system. Ground conductors
to all of the elements of the analog system were run from
this central grounding point, with no more than two circuit
elements being connected in series on the same conductor.
This kept noise voltage from being induced in the ground of
one element by the return current from another element flow-
ing through the resistance of a shared ground wire.
Within all of the high-gain first-stage amplifier cir-
cuits, metal film one percent resistors were used to minimize
thermal noise and drift. In addition to their anti-aliasing
function, the low-pass filters at the outputs of the trans-
ducer amplifiers were used to eliminate high-frequency noise.
The cables between the circuit chassis and the transdu-
cers were twisted-pair conductors with braided metal shields.
The shields were not used as signal conductors or grounds.
They were isolated from system ground at the transducer end
and connected to it at the chassis end, inside the chassis.
When connected in this manner, the shields minimised noise
coupling into the signal conductors from both ground loops
and external electric fields.
The external *12V and -12V power supply inputs were
bypassed to system ground with several parallel capacitors
ranging from 10 microfarad electrolytic to .001 microfarad
ceramic, to attenuate power supply noise over a wide fre-
quency range. Within the system, separate heavily- bypassed
21

+5V and -5V power supplies were used for the digital and
analog systems to prevent TTL switching noise from coupling
into the analog elements.
In the digital portion of the instrument, a copper-clad
circuit board was used to provide a good ground plane, which
was connected to the system ground at one point with a large,
flat conductor. Flat metal strips were used as digital power
buses to provide maximum capacitive coupling to the ground
plane, and hence minimum characteristic impedance Z~ = /L/C.
These buses were also bypassed to ground with large capacitors.
The power leads of the TTL chips were all bypassed to ground
with .015 microfarad capacitors to provide current for
switching. Each TTL chip was connected to a power bus
through its own unshared conductor.
22

III. TRANSDUCER AND ANALOG SYSTEMS
A. THRUST TRANSDUCER DESIGN
The key step in the design of this instrument system was
the selection of a technique for converting rocket engine
thrust to an electrical signal. Each of the many types of
device that are used as force- to-signal transducers has dif-
ferent requirements for output processing circuitry, so the
design of this circuitry must await selection of the trans-
ducer. The transducer for this system had to meet the
following requirements:
1) sufficient output to permit the . 04 N minimum detectable
thrust element to be converted to one bit in a 12-bit,
10-volt A/D conversion (2.44 millivolts) using an
amplifier gain of no more than 1000,
2) ability to survive a force of 260 Newtons in case of
an engine malfunction [explosion) during a test,
5) natural frequency of not less than 500 Hz with a
45-gram engine in place, to guarantee that transducer
frequency response effects would not obscure the per-
formance of engines under test,
4) ability to withstand prolonged exposure to corrosive
engine exhaust gases;
5) low power consumption and minimum cost.
Although a wide variety of techniques are available for
force transduction, relatively few of them could meet the
frequency response and dynamic range requirements of this
ystem. The high cost of suitable commercially-available
units made it desirable to use a transducer that could be
23

built locally. Most such transducers contain a mechanical
element which is deflected by the force, with this displace-
ment leading to a change in the resistance, capacitance, or
inductance of some attached device or to the deflection of
a light beam. Of these techniques, strain gauges (which
change resistance) are the least complex and the cheapest.
It was decided to try these first.
Many commercial and laboratory force-sensing systems are
based on strain gauges, so the techniques for their use are
well developed. These gauges are extremely thin grids of
copper or constantan which are adhesively bonded to a sur-
face. As the surface deforms under the application of a
stress, the gauge metal deforms and changes resistance. The
fractional change in resistance, and hence in the output, is
proportional to the mechanical strain, AR/R = ge , where g
is the gauge factor of the strain gauge (usually approxi-
mately 2.1) and e is the fractional elongation of the
material, or the strain, e = Al/1. As long as the thermal
expansion coefficient of the gauge material is matched to
that of the surface to which it is applied, thermal gradients
will have little effect on gauge accuracy. By arranging two
or four gauges on the test item so that equal numbers are in
tension and compression, and by wiring them in a Wheatstone
I
bridge arrangement, the electrical output of the gauges is
maximized and thermal expansion errors are further reduced.
This is discussed in detail in Ref. 2.
24

The mechanical element to which the gauges are bonded
totally determines the linearity, magnitude, and frequency
response of their output. The shapes that can be used for
this element include rings, tubes, rods, octagons, and can-
tilevers. The rectangular cross- section cantilever is the
easiest to analyze and fabricate, so it was the first choice.
Cantilevers may be rigidly supported either on just one end
(clamped-free) or on both (clamped-clamped). Both types
were examined, and the clamped-clamped design was chosen
because it had a higher natural frequency for a given level
of strain output.
The equation for the stress in a cantilever as a function
of its dimensions and material properties and the force F
applied at its center was obtained from Ref. 3. Of partic-






The dimensions 1, b, and h are illustrated in Figure 5.
Equations were also required which predicted the natural
frequency of the beam, since this was a major design param-
eter. These are given in handbooks such as Ref. 5 only for
beams without attached masses, whereas the transducer beam
had an engine holder and engine in its center. An approx-
imate solution was developed from the known no-mass natural











































Figure 3. Thrust transducer,
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natural frequency u is related to a beam's distributed




m, = pbhl, K = 16 Ebh
;
where a is a constant. The exact equation for the funda-
mental frequency of an unloaded clamped-clamped cantilever






All units are pounds and inches. E is Young's modulus for
the material used and p is its density.
These equations were set equal, and the value of a was
found to be a = .0009827. It was then assumed that when a
point mass m was added at the center of the beam, ther c '




By examining the equations for stress and natural
frequency together, it is apparent that tradeoffs are
required in getting both the desired strain e = a/E and
natural frequency w 1 . Increasing Young's modulus by choice
of the beam material will increase id 1 and reduce e. In-
n
creasing beam length 1 will increase e but sharply reduce
»*
. Increasing beam thickness h will increase cj' but
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sharply reduce e. Increasing beam width b will reduce e and
not affect u ' . In general, high strain e means low natural
frequency u* .
Clearly, a minimum width and length beam was desired.
However, enough width had to be provided to permit strong
bolt attachment to supports at the ends. Also, enough length
had to be allowed for development of a reasonable strain at
the strain gauges, whose centers could be no closer than
about 0.25" to the ends of the beam. A width b 0.5" and
a length 1 = 4.5" were selected on this basis. Using four
strain gauges in a Wheatstone bridge with two in tension and




y- - x = ge = gg - -^ 2
In order to avoid excessive current drain and reduced gauge
lifetime from heating, it was decided to limit the DC bias
voltage applied to the bridge to V" = 12V. Assuming that
an amplifier with gain G = 1000 was to be used on the bridge
output, values of thickness h were found for various materials
which gave the design condition of GAV = 2.44 millivolts for
F = 0.04N = 0.009 pounds.
3FV Ggl 1550 9
AV = ' - = .00244
4Ebh 2 Eh 2
Only standard thicknesses (1/8", 3/16", etc.) were considered.
Each design was then checked to ensure that the stress was
28

below the yield stress of the material for F = 260 N, and the
natural frequency was calculated for a mass m = 60 grams at
the center of the beam. The results are summarized in
Table II.
TABLE II
CHARACTERISTICS OF TRANSDUCER BEAMS WITH CENTER MASS
Material Yield Stress E p , Thickness Frequency
psi psi lb/ in in Hz
Aluminum (7075-T6) 67,000 10.4 x 10 6 .101 .1875 650
.250 953
Steel (C1020) 48,000 30.0xl06 .272 .125 559
Magnesium (AZ31B) 24,000 6.5xl0 6 .064 .250 773
Titanium (Alloy 16) 160,000 16.8xl06 .164 .1875 775
Although magnesium and titanium beams both were highly
desirable because of their natural frequency, it was impos-
sible to obtain a supply of either material. The final
design used 0.1875" thick 7075-T6 aluminum, this thickness
being chosen rather than 0.25" despite its lower natural
frequency to ensure adequate sensitivity. The construction
of the transducer is shown in Figure 3. Four Micro-
Measurements EA-13-125BB constantan foil strain gauges were
used, one on each side of the beam at each end, as close as
possible to the clamping points to maximize the strain they
saw. The beam could withstand an applied force of 1500
N
(350 pounds) before yielding.
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After the beam was built, a 48-gram mass was placed in
the 12-gram engine holder to give m = 60 grams, and the
holder was tapped with a hammer. The output (after ampli-
fication) was observed on an oscilloscope to measure the
natural frequency, which is approximately the frequency of
the oscillatory response to this "impulse" input. This
frequency was 526 Hz, or 83% of the predicted 630 Hz.
As a final test of the beam transducer, it was loaded
with varying amounts of calibration weights (up to 18 pounds)
and its amplified DC voltage output was measured for each
weight. This output was exactly linearly related to the
input force.
B. AMPLIFIER AND FILTER DESIGN
The output signal from the transducer strain gauge
bridge was a very small voltage--on the order of microvolts
normally- -super imposed on a 6 VDC common-mode voltage. The
analog- to-digital conversion system could handle inputs over
the range of - 5V to +5V, so to take full advantage of its
accuracy considerable amplification of the differential out-
put across the bridge was necessary. The literature on
instrumentation- type DC amplifiers [Refs. 4-6] recommends
that gains of greater than 1000 be avoided, if possible.
Since maximum gain was desirable to permit a high transducer
natural frequency, the design problem was reduced to finding
the most cost-effective 1000-gain DC amplifier.
30

There are many figures of merit used to judge the per-
formance of an instrumentation- type amplifier. In this
relatively high-gain, low-frequency application, the impor-
tant ones were the following:
1) input impedance (Z- )
2) input noise voltage
3) common-mode rejection ratio (CMRR)
4) input offset voltage (V )
51 input offset current (i )
6) input offset current and voltage thermal drift.
High input impedance was desired to minimize the current
drawn by the amplifier from the transducer. This current
could induce an error voltage in the resistance of the strain
gauges. Input noise voltage is amplified by the gain of the
amplifier and appears at the output, where no more than 0.6
millivolts (RMS) of noise could be tolerated. Assuming that
the output was to be limited to a noise bandwidth of 250 Hz,
then
:
V ^(RMS) = /Gain • Bandwidth • G
n out J n
V /Gain • BW
n* in
0.0006 = V /1000 • 25(1
n- in
V < 1.2 u V//Hz^
n in - M
Here G is input noise power spectral density. The maximum
acceptable noise input voltage was 1.2 microvolts per /Hz .
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Input offset voltage is the difference between inverting
and non- inverting input voltages seen by the amplifier in-
ternally when both input terminals are grounded. When mul-
tiplied by the gain, it appears as an output DC voltage
offset. In order to avoid large output offsets, it was
desired that this input offset be no more than two milli-
volts. More important than the absolute value of this voltage
was its variation with temperature. The lowest possible var-
iation was desired, to avoid large drifts in output resulting
from small short-term fluctuations in temperature inside the
instrument circuit. Input offset current, when multiplied
by the equivalent DC resistance of the circuit's inverting
input and by the gain [Ref . 4] , becomes an output offset
voltage, so a minimum value and drift of this quantity was
also desirable. As discussed in the calculations for noise
input voltage, a gain- bandwidth product of at least 250,000
was required from the amplifier. Since an output voltage
range of ten volts was needed, the slew rate S had to be
[Ref. 4]:
S>2rrV „ F =. 016 volt/ysec
— out max M
A high common-mode rejection ratio was desirable to minimize
the effects on the amplifier of fluctuations in the DC offset
of the transducer output.
Once the figures of merit for selection were established,
manufacturers' data was consulted to find devices which met
the performance requirements. Those which did so fell into
32

three categories: operational amplifiers with FET inputs;
op amps with supergain bipolar transistor inputs; and mono-
lithic instrumentation amplifiers. An amplifier system made
from discrete op amps requires three of these devices, while
monolithic amplifiers do the same job with a single (more
expensive) chip.
Most of the acceptable op amps and amplifiers were
extremely expensive and had long delivery times. On the
basis of cost alone, the field was quickly narrowed to the
National LM308A bipolar op amp ($1.25) and the Analog Devices
AD521J monolithic amplifier ($13.). Performance figures for
these two devices are summarized in Table III. The LM308A
was selected because of its superior noise and offset voltage
performance and because it gave a lower system parts cost,
even though three chips plus ten resistors and capacitors
were required for this approach compared to one chip and two
resistors for the AD521J.
TABLE III





























Once the device to be used was selected, design of the
amplifier circuit was straightforward. A standard op amp
circuit was selected from Ref. 5 and the appropriate values
of resistances were calculated to deliver the required gain.
The circuit is shown in Figure 7, Appendix A. This design
had the advantage that its input impedance was virtually-
infinite. Since the inverting and non- inverting inputs go
to separate op amps, Z- is twice the impedance from one
input to system ground. The circuit amplifies only differ-
ential input voltages, V, - V-,, not any common-mode voltage.
The gain equation is:
V 2Ri R
It was known that a low-pass filter with DC gain of 2.57
would be used on the output, so the instrumentation amplifier
gain needed was 1000/2.57 = 389. Because of the limited
selection of resistance values available, a theoretical gain
of 40Z had to be used in the final design. Metal film 1*
resistors with relatively low values of resistance were used
for noise minimization, accuracy, and thermal stability.
The amplifier circuit was followed by a four-pole,
200-Hz Butterworth low-pass filter, which provided anti-
aliasing for the 500 Hz A/D conversion sampling and attenu-
ation of higher- frequency noise. This filter was designed,
using the techniques described in Ref. 7, as a cascaded pair
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of two-pole active filters. The design DC gains of the two
filter stages were 2.235 and 1.152. The filter was made
using LM308 op amps, a less expensive version of the LM308A
with higher voltage and current offsets. Carbon resistors
were used. The precision components used in the instrumen-
tation amplifier were not necessary here because of the low
gain and high input voltage levels involved. Based on the
measured values of the resistors actually used in this filter,
its expected gain was 2.535, giving an overall DC gain for
the amplifier system of 1019. The low-pass filter is also
illustrated in Figure 7 of Appendix A.
Once the amplifier and filter were built, the system's
gain and frequency response were measured by applying a
variable frequency sinusoidal signal to the input through a
200:1 voltage divider and measuring the signal and output
voltages with an AC voltmeter. An overall gain of 992 was
measured, and the 6 dB rolloff point of the four-pole filter
was 205 Hz. The strain gauge bridge was then connected
through the shielded cable system, and a true-RMS voltmeter
was used to measure the noise output voltage after the fil-
ter. This was 0.6 millivolt. All values were quite close
to the desired performance.
C. TEMPERATURE TRANSDUCER DESIGN
The requirement of measuring the surface temperature of
a rocket engine casing to an accuracy of 5°C over the range
25-250°C demanded a second transducer svstem. There are
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only two reasonably simple and accurate techniques for con-
verting a surface temperature to a voltage signal: resist-
ance thermometers (thermistors) and thermocouples. The
procedures for using both are highly developed and their
errors are well understood. Reference 8 contains a great
deal of data on surface thermometry and was used extensively
in the development of this transducer.
Most types of thermocouples and thermistors have outputs
(voltages or fractional change in resistance, respectively)
which are not linearly related to temperature, except over
fairly narrow ranges. This makes their implementation in an
accurate, wide-range digital system fairly difficult; the
conversion from transducer signal to displayed temperature
requires some sort of table look-up or a nonlinear conversion
equation. The primary selection criterion for this trans-
ducer was linearity of output over a wide temperature range.
All types of thermistors and thermocouples require analog
processing circuitry of roughly equal complexity, and their
accuracy and response times depend more on their size and
the technique of installation than on inherent properties,
so these factors were not considered in the selection.
The data for numerous commercial thermistors and the
standard voltage- vs .- junction temperature tables [Ref. 9]
for the popular combinations of thermocouple metals were
examined for linearity over the desired temperature range.
Of these, the chromel -alume 1 thermocouple was by far the
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most nearly linear. It produces an average output of
40.725 UV/°C over the range 25-250°C, with a maximum devia-
tion from linearity of 31.0 uV at 120°C. Thus, by assuming
that its output and input were linearly related, a maximum
error of less than one degree was introduced.
Since it was desired to make the A/D conversion of
temperature nine bits with respect to a 10 V output range,
the least significant bit (corresponding to one degree C)
q
was 10/2 = 19.531 millivolts. This meant that the thermo-
couple output signal had to be amplified by 19.531 x 10 /
40.725 x 10 = 479.6 before conversion. An op amp amplifier
system identical in design to that on the thrust transducer
was used, with a two-pole low-pass Butterworth filter. Since
temperature was to be sampled only one time, anti-aliasing
was not a major concern; the principal purpose of the filter
was noise reduction and a less expensive one with only two
poles was acceptable. The DC gain of a two-pole Butterworth
filter is 1.586, so the design gain of the amplifier was
479.6/1. 586 = 302. 4.
The amplifier/filter circuit is shown in Appendix A,
Figure 8. Once it was built, its gain was tested in the same
manner as described for the thrust amplifier. A trimming
potentiometer was placed in parallel with one of the filter
resistors so that overall gain could be adjusted to achieve
exactly the required value of 479.6. This was necessary to
achieve the desired temperature accuracy. Once this was
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done, the output noise after the filter was measured with
the thermocouple and cabling connected, using a true-RMS
voltmeter. The maximum acceptance noise was 4.8 millivolts;
the measured value was 0.3 millivolts.
Thermocouples work on the principle that a junction be-
tween dissimilar metals produces a contact voltage which is
related to temperature. This occurs at every such junction
in a thermocouple system, not just at the sensor junction.
Figure 4 shows the connection of a general thermocouple
circuit. Each junction may be modeled as a voltage source
whose value depends on the materials involved and on the
temperature. If intermediate junctions J- and J, between
the thermocouple wires and the copper conductors of the
amplifier system are at the same temperature, then their
voltages cancel. If reference junction J
?
is not explicitly
provided, then since J, and J, are invisible a virtual refer-
ence junction between materials A and B will exist at the
amplifier leads, at their unknown temperature.
The input to the amplifier is proportional to the dif-
ference in temperature between sensor and reference junctions,
not to the sensor temperature alone. Clearly, the reference
junction temperature must be known very accurately. This is
usually achieved by immersing it in an ice bath, but this
was considered impractical for a field-portable system. An
alternate solution is to add a system to the circuit which
changes output voltage with temperature at exactly the same
rate as the reference junction, but in the opposite direction
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Figure 4. General thermocouple circuit characteristics
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so that the sum of the two voltages is a constant as ambient
temperature varies. This technique was chosen, with the
compensation being placed after the amplifier.
The compensation system used was a Yellow Springs Instru-
ment Co. YSI 44202 precision thermistor network, whose output
voltage was:
VQUt 0.805858 V in - 0.0056846 Vin T T
where T~ is the thermistor temperature. The amplified output
of the thermocouple was:
V . = 0.019551 T c - 0.019531 T Dout S R
where T^ is the sensor thermocouple temperature and T
R
is
the reference thermocouple temperature.
The thermistor network was connected to a V. = +5 VDCin
power supply, and was combined with the thermocouple system
output and with a DC source in an op amp summing network.
By appropriate choice of the fixed scaling resistors in this
summer, these three signals were made to produce the sum:
V = -0.01953 T c + 0.01955 T D - 0.01953 T-,out S R T
The reference thermocouple and the thermistor were then
placed close together in a remote section of the circuit
chassis so that T T = T R , leaving the output voltage directly
proportional to the sensor thermocouple temperature. This
circuit was checked by immersing the sensor in an ice bath
(0°C) and adjusting a trimmer potentiometer on the fixed
input to the summer until the output was -0.40 V. The sensor
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was then immersed in boiling water C100°C). The output was
-2.35 V, as predicted. The response was quite rapid.
A non- inverting negative peak detector circuit [described
in Ref. 4] was placed at the output of the summer to catch
and hold the most negative output value, corresponding to
the highest temperature. After some experimentation, it was
found that a 25 uF holding capacitor was required in this
circuit to minimize the voltage droop from leakage through
the op amp circuit during a 75-second hold time. For most
rocket engines, the maximum casing temperature is not reached
until 60 to 70 seconds after the start of a test and in these
normal cases voltage droop during the remaining 5 to 15 sec-
onds of the holding period was negligible with this capacitor.
The compensation system and peak detector are shown in
Appendix A, Figure 9.
Following the guidelines in Ref. 8 for minimizing the
error in surface temperature measurement, the thermocouple
sensor was made from small-diameter (28 AWG) wire. The
chromel and alumel wires were soldered close together and
parallel for more than 100 wire diameters on a very thin
piece of brass shim stock 0.25" square. This piece was
formed to the shape of the engine casing surface with the
wires paralleling what were estimated to be isotherms, and
was covered with insulation before being taped tightly to
the surface in a test. No measurements of error were con-
ducted, but despite the care taken in the design an error
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of two degrees was the minimum that was expected. This was
in addition to the one degree error from A/D conversion.
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IV. DIGITAL SYSTEM HARDWARE
A. INTERFACE CIRCUITRY
The signals developed by the thrust and temperature
transducers and their associated amplifier, filter, and
compensation systems were analog voltages with well-deter-
mined characteristics. The primary processing and decision-
making done by this instrument was done with digital logic
on the digital representation of these signals. A sample-
and-hold circuit, a digital-to-analog converter, and a group
of comparators, collectively referred to here as the inter-
face circuitry, was used to link the analog and digital
systems. Reference 10 was particularly helpful in designing
this circuitry.
There were two independent transducer analog signals in
this system that required analog- to-digital conversion.
These conversions did not have to be simultaneous, and could
have been done with two independent A/D converters, with one
converter using multiplexed analog inputs, or with one con-
verter using multiple inputs and outputs. The use of multiple
A/D converters or even single monolithic A/D converters was
rejected on the basis of parts cost. Multiplexing analog
signals to the accuracy required by this system is quite
difficult and was not considered desirable. Once the deci-
sion was made to use surplus microprocessor computing capacity
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to perform A/D conversion with a D/A converter, it became
possible to use the last method and put together a conversion
system with multiple independent inputs and nonsimultaneous
outputs
.
The first step in designing the conversion system was
selection of a D/A converter. Since only one converter was
to be used for both transducers, the specifications were
determined by the more demanding application, the thrust
conversion. In this case, 12 bits of resolution with 11.7
bits of accuracy were required. This conversion could have
taken as long as one millisecond or so; some part of the
two-millisecond interval between conversions (500 Hz sampling
rate) had to be left for the microprocessor to do other com-
putation. With this amount of time available, the settling
time of the D/A converter was not important. The accuracy
requirement meant that the analog output of the converter
could not deviate from a straight line between its minimum
and maximum values by more than 30 percent of the least sig-
nificant bit voltage, or 0.75 mV. This is called "0.5 LSB
linearity."
The combination of 0.5 LSB linearity and operability
from 12 V power supplies proved to be impossible to find
among reasonably-priced 12-bit D/A converters. The linearity
requirement was relaxed to 0.5 LSB, making one converter
acceptable: the Burr-Brown DAC- 80Z -CBI - V. This device had
the additional advantages of being a monotonic converter
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rather than a multiplying type, meaning that it did not
require an external precision reference voltage, and of
being a voltage rather than current output device, meaning
that no external buffer op amps were required on its output.
It used complementary binary input, with an all "0" digital
input giving the most positive analog output and an all "1"
input the most negative output. The converter could be con-
nected to produce a variety of voltage output ranges; -5
V
to + 5 V was the one used. Gain and offset trimiing poten-
tiometers were required to obtain exactly the correct output
voltage range. The settling time was three microseconds.
The A/D conversion technique employed was successive
approximation. This is commonly implemented in hardware in
fast A/D converter chips, but it is quite susceptible to
slower software implementation as well. Basically, the
microprocessor was used to generate a 12-bit test digital
value which was then sent to the DAC. The resulting analog
output from the DAC was sent to one input of an analog com-
parator while the signal voltage being converted was held
at the other input. The microprocessor then sampled the
output of the comparator and modified the test value accord-
ing to whether the output was a digital "1" or a digital
"0", i.e., whether the test value was greater than the signal
or less. The program to do this is described in Chapter V.
Twelve such successive tests are needed to perform a 12-bit
conversion, requiring about 700 microseconds with the program
used in this system.
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Multiple independent outputs were obtained by sending
the DAC output voltage in parallel to several comparators,
with the second inputs to each comparator going to different
analog signals. The microprocessor selected the output of
one comparator for monitoring at the beginning of each con-
version by sending the appropriate digital select code to a
gated R-S flip-flop. The R output of this flip-flop caused
the thrust comparator output to be transmitted through an
AND-OR- IiNVERT circuit to the microprocessor input port, and
blocked the temperature comparator output. The S output did
the reverse.
The accuracy of the A/D conversion scheme was measured
by applying DC voltages to a comparator input and recording
the digital output of the system, then converting this digital
value back to its analog equivalent. The difference between
the actual voltage and its analog equivalent was the error.
Over the full + 5 V range of inputs, the standard deviation
of error was 5 mV. This corresponds to 11 bits of actual
delivered accuracy. While less than the desired 11.7 bits,
this was considered still acceptable. The basic reason for
this inaccuracy was the width of the comparators' switching
trans ition.
The comparators were LM308 op amps operated open- loop
and connected to + 5 V power supplies. These devices have
an open-loop gain of 3 x 10 . This means that their output
voltage is greater than the difference between their invert-
ing and non- inverting input voltages by this factor, up to
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the limiting point where the output equals a power supply-
voltage. The output will thus swing over its full range of
ten volts in response to a change of 10/3 x 10 = 0.33 mV in
the differential input voltage. Since these comparators were
connected to TTL-compatible circuitry, a feedback diode was
added to limit the negative output to -0.3 V. The slope of
this diode's forward-bias characteristic caused a broadening
of the comparator's transition region between output levels.
These comparators were connected with the non-inverting input
grounded through a resistor and the inverting input connected
to the two voltages being compared through identical resistors.
This is equivalent to connecting each input to one of the
voltages, and it eliminates the error effects of offset cur-
rents, as discussed in Ref. 4. The switching time of the
comparator was about ten microseconds.
Successive approximation A/D conversion is extremely
dependent on having the voltage under conversion held con-
stant to within one or two LSB throughout the process. If
this is not done, gross errors may result. This was not a
problem with the slowly-changing peak detector output from
the temperature transducer, but the thrust transducer voltage
could change so rapidly that a sample- and- hold circuit was
necessary between it and the A/D conversion system. What
was required was a sample- and- hold having less than one LSB
C2.44 mV) droop during the two-millisecond interval between
thrust voltage samples, and having acquisition and settling
times of a few microseconds or less. A Datel SHM-LM-2 was
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available and met all of these requirements, so it was used.
With a 1000 pF holding capacitor, this device had an acqui-
sition time of six microseconds Cto 0.01%), a settling time
of 0.8 microseconds, and a droop of 0.1 mV in 2 milliseconds.
A polystyrene holding capacitor was used to minimize errors
due to dielectric absorption.
The interface circuitry is illustrated in Appendix A,
Figure 10.
B. MICROPROCESSOR AND MEMORY SYSTEMS
The key elements of the digital portion of this system
were the Motorola 6802 microprocessor and the MOS Technology
6530-002 input/output/timer chip. The remaining major ele-
ments of the digital system provided either memory or input/
output support for these two devices.
The 6802 is an eight-bit microprocessor with an address
space of 64K bytes (16 address lines), an on-chip RAM memory
of 128 bytes, and an on-chip clock oscillator which permits
clock rates of up to one megahertz, depending on the value
of an external crystal. It has the same instruction set as
the Motorola 6800 and is almost pin-for-pin compatible with
it. It requires only a +5V power supply. The microprocessor
and its supporting circuitry is shown in Appendix A, Figure
11.
Proper operation of the 6802 was found to depend on close
adherence to the correct power-up sequence. The RESET input
had to be held below 0.8 V for at least 20 milliseconds after
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the chip's V power supply went above 4.75 V, and then had
to transition sharply and without oscillation to + 5 V. This
was accomplished with a comparator circuit identical to those
described in the previous section of this chapter. A constant
-2.5V was obtained from a resistive voltage divider connected
to the analog circuit - 5V supply and applied to one compar-
ator input, while the second input was obtained from a series
RC circuit connected between the digital + 5V supply and
ground. This circuit took 30 milliseconds to charge to + 2.5V
after digital power was turned on, at which point the compar-
ator output went high, setting the 6802 RESET.
The 6530 is a multipurpose microprocessor support chip.
It has 64 bytes of RAM and 1024 bytes of mask-programmed ROM
(neither of which were used in this system) , and a program-
mable timer. It also has 16 input/output ports, arranged in
two groups of eight called peripheral registers A and B (PA
and PB)
.
Each individual port of each register may be set
up as a direct input or as a latched output by writing a "0"
or a "1", respectively, to the corresponding bit of two reg-
isters called data direction registers A and B (PAD and PBD)
.
Each of these four registers has a unique address derived
from the chip's ten address lines and two chip select lines.
Three of the I/O ports (PB5-7) were used as chip selects or
as interrupt outputs, leaving 13 ports available for this
system.
The 6530's timer is a series of eight registers located
at adjacent addresses. The timer counts down for a number
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of clock cycles equal to 1, 8, 64, or 1024 times the 8-bit
value loaded in the appropriate register, and can generate
an interrupt on the IRQ pin (PB?) when the count reaches
zero. It was used in this system to provide a master event-
(
timing reference by generating a non-maskable interrupt (NMI)
to the microprocessor every two milliseconds. This 6530 IRQ
pin was connected to the NMI input of the 6802 through a
one-shot set to provide a five-microsecond low pulse. Con-
siderable difficulty was experienced when interrupts were
applied to the microprocessor directly rather than through
a short-pulse one-shot. The 6802 would often execute the
regis ter- stacking operations of its built-in interrupt service
routine, reach the first step of the software interrupt serv-
ice program and then repeat the register stacking if the
interrupt was still set. If the interrupt source was a type
that remained set until cleared by a command in the service
program, the 6802 remained locked in this cycle indefinitely.
The 6802 and 6530 are designed to drive a maximum of one
TTL unit load on each pin. Those 6530 I/O pins which were
used for output, and several of the 6802 address and control
signal pins, had to be connected to larger loads than this.
These pins were buffered with 74LS367 non- inverting buffers
to increase their drive capacity to five unit loads.
The program memory for this system was quite simple.
The 128 bytes of RAM which were built into the 6802 were
used for stack and for program working storage. This RAM was
located on "page zero" of the microprocessor's address space,
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at addresses 0000-007F. The overall map for all of this
system's memory, and for the various memory-mapped I/O and
timer registers, is presented in Table IV. The operating
program was stored in two 2708 UV-erasible programmable
read-only memory (EPROM) chips, each having a capacity of
1024 8-bit bytes. These were wired to be at the top of the
address space, at F800-FFFF. Their requirement for +12 V,
+5V, and -5 V power supplies was not a problem since these
voltages were already required by several other circuit ele-
ments. The memory circuit for this system is illustrated in


















Peripheral register A; output
Data direction register A
Peripheral register B; input
Data direction register B
Timer registers
RAM; not used
Dynamic RAM; data storage




The original design of this instrument included a require-
ment that all of the thrust A/D conversion output data be
stored in memory. This data was to be used in several ways.
The first was to compute corrections to the thrust and total
impulse data to account for the effects of engine propellant
weight loss during a test. When the thrust transducer is
placed flat, engine weight and thrust act in the same direc-
tion and are indistinguishable. The weight loss during a
test can be as great as 0.6 Newton for large engines, and
this can integrate to a substantial but predictable total
impulse error. The error can be reduced by placing the
transducer on its side, so that the weight and thrust vectors
are perpendicular and the weight loss changes only a torsional
force, to which the strain gauge bridge is insensitive. A
more flexible approach, and the one which was desired, is to
measure the amount of weight loss by comparing the transducer
zero outputs before and after a test. Using this, a linearly-
varying correction (zero for initial thrust, maximum for
final thrust) can be applied to each stored data point and
the total impulse and peak thrust can be recalculated from
the corrected data.
Other plans for the stored thrust data included using it
to generate a video output of thrust versus time on either
an oscilloscope or a television- type display, or both. None
of these uses for the data were implemented by the time that
this report was written, although all were still under
development. Storage of thrust data was not necessary for
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performance of the other instrument functions described in
this report.
Since this system was required to take 500 samples of
thrust per second for up to 9.5 seconds, 4750 12-bit data
points had to be stored. The reasons for using dynamic
rather than static memory for this were discussed previously.
The most economical dynamic RAM available was the Intel 2117
16K x 1 chip. Since the thrust data was already available
in four-bit words as a result of the A/D conversion process,
it was decided to use four of these chips to form a 16K x 4
memory. Accomplishing the required data storage used
3 x 4750 = 14,250 bytes of this.
Dynamic memory requires periodic refreshing to maintain
its data. The 2117 chip is described in Ref. 11 as being
arranged internally in a 128 x 128 array, and a refresh oper-
ation requires only that each of the 128 row addresses be
written to every two milliseconds. The chip is a 16-pin
package with only seven address input lines. These are mul-
tiplexed, serving as row address inputs during the first part
of a read or write cycle and as column address inputs during
the second part, giving effectively the 14 address lines
required by a 16K memory. The refresh control and the address
multiplexing was accomplished with a single dynamic RAM
control chip, the Intel 5242. This took in 14 address lines,
a clock, and a refresh enable line, and provided all the
necessary address data to the 2117 chips for both refresh
and normal read-write operations.
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The 2117 required two timing inputs not provided by the
3242: row address strobe (RAS) and column address strobe
(CAS) . These enabled the chip to distinguish whether its
address inputs were to be interpreted as row or column
addresses. Both must appear with the proper time relation-
ship during each read or write operation. They were derived
from 6802 address and clock outputs, and effectively served
as chip selects since they were gated so that they reached
the memory chips only when the memory address was on the
address bus. The 2117 has separate data inputs and outputs,
and it was found that an extraneous signal appeared on the
output in response to an address input regardless of the
state of the WE read-write control. Consequently, the data
input and output could not simply be connected directly to
the system data bus; each had to be isolated by a tri-state




At an early stage of this system's design it was decided
to make every effort to squeeze the required input and output
(I/O) functions into the 13 ports available on a single 6530
chip. This decision was made to limit parts cost; it led to
software complexity and debugging problems that more than




PB0 input from comparators
PB1-PB5 input from 16-key keyboard
PA0-PA2 routing control for output data
PA3 sample-and-hold control
PA4-PA7 output data to DAC, LED, LCD
The input from the comparators, PB0, was simply wired to
the output of the comparator AND-OR- INVERT circuit discussed
in section A of this chapter. The PA3 output for sample-and-
hold control was wired directly to the appropriate pin on
the SHC chip. The remaining I/O functions require more
explanation. The I/O circuit is shown in Appendix A, Figure
13. The IC numbers used hereafter refer to this drawing.
A 16-key unencoded, undebounced hex keyboard was used to
select among the various operating modes and output data
displays of this system. These keys were each SPST momentary
switches, with one side of each tied to +5V and the other to
one of the 16 inputs of a Harris HD-0165 keyboard encoder.
Depressing a key pulled the corresponding encoder input high;
the required pull-up resistors were built into the encoder.
It also caused the encoder STROBE output to go low, setting
a flip-flop ( IC34 ) which was connected through a one-shot
to the IRQ interrupt on the 6802 microprocessor. The 6802
looked at the keyboard output only in response to this inter-
rupt, and cleared the interrupt flip-flop as part of its
response. The four outputs of the encoder were held in latch
IC35, whose enable circuitry allowed it to reject keyboard
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outputs resulting from the simultaneous depression of two
keys. This latch was reset only by the depression of a new
keyboard key. Key debouncing was accomplished with a soft-
ware wait loop.
Three single light-emitting diodes (LED) were used in
this instrument to indicate its present status, and a four-
digit liquid crystal display (LCD) was used to read out test
data. The LED's were labeled TEST, CLEAR, and CALIBRATED,
and their use is explained in the next chapter. They were
driven by three of the seven outputs of a standard common-
anode open-collector decoder-driver chip (IC32). The hex
inputs to the driver required to achieve each desired com-
bination of status lights are listed in Table V. These hex
inputs were held for the decoder by a four-bit latch (IC56)
which was reset only when a new sequence of status lights
was commanded by the microprocessor.
The output data from the system's software was routed
in four-bit words on I/O lines PA4-PA7 to eight possible
destinations. These destinations were the four LCD digits,
the 12-bit (three-word) input to the D/A converter, and a
mixed destination which included a gated flip-flop for com-
parator selection and the LED decoder-driver. The selection
of which of these destinations was to receive the data was
made by output lines PA0-PA2, which were decoded into eight
lines by a three-to-eight line decoder (IC40) and were then













1,3,7 off on off off off
2 on on off off off
4,9 off on on off off
5 off off on off off
6 on off on off off
8 on on on off off
A on off off off off
B off off off off off
C off on on off on
D off off on on off
E on off on off on
F off off off on off
A Schottky TTL decoder was used to ensure that the enable/
select lines were stable before the data was sent to its
destination. The data and select outputs left peripheral
register A of the 6530 simultaneously, and the data lines
were delayed by two 74LS367 non- inverting buffers to avoid
a possible race condition. The decoding of lines PA0-PA2










DECODING OF DATA ROUTING CONTROL LINES
PA2 PA1 PA0 Data Destination
low word of D/A converter
middle word of DAC
high word of DAC
LED/comparator select
LCD digit 2
LCD digit 1 (LSD)
LCD digit 4 (MSD)
LCD digit 3
The liquid crystal display was a Timex T1001A reflective
type with four 0.5" seven- segment characters. LCD's require
excitation of each segment and a common backplane with a
30-100 Hz square wave alternating between and 5 volts. A
segment that is to be "on" is fed a signal 180° out of phase
with the backplane excitation, so that the net field across
it varies from +5V to -5V. An "off" segment is excited in
phase with the backplane. A Siliconix DF411 four-digit LCD
decoder-driver was used to provide the proper AC excitation
to the display. This chip had four BCD data input lines,
plus four digit-select inputs to select which of the four
internal seven- segment output latches were to receive the
decoded result of the input data.
The twelve bits of digital data required as an input by
the D/A converter were sent to the converter in three
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four-bit words because of the limited number of I/O ports
available. These words were held by three four-bit latches
CIC37-39) , each of which was enabled separately by the
appropriate output of the enable decoder. This arrangement
saved using a second 6530 I/O chip to provide the 12 bits
in parallel, but made the successive-approximation A/D. soft-




A. STRUCTURE AND GENERAL FEATURES
The software which this instrument used to perform its
basic functions, not including video displays or weight loss
corrections, required approximately 1450 bytes. It was
organized into a main operating program, seven subroutines,
two interrupt service routines, a power-up routine, and nine
minor programs. Each of these was written in the 6800 mne-
monic assembly language and was compiled and debugged separ-
ately on a Tektronix 8002 microprocessor development system
t(MDS) . Reference 12 was used extensively in developing the
software. A listing of the programs is provided at the end
of this report.
Each of the 16 keys on the input keyboard commanded the
instrument to take a particular action or display a particu-
lar piece of data, as shown in Table VII. Three of these
actions were not yet implemented at the time this report was
written. Of the remaining 13 keys, two called the main oper-
ating program (with different input data), one was a "stop"
key, one called the "zero-memory" subroutine, and each of
the other nine called a different minor program. In general,
functions which were used in several different operating
modes of the system, such as averaging, A/D conversion, and
hex-to-BCD conversion, were implemented as subroutines.
Only one of these was used directly as a response to a
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key input. Key response was accomplished with, individual
programs, some of which did little more than set up data for
a subroutine, then call it. These programs could actually be
thought of as subroutines themselves, since each ended with
an unconditional jump back to the keyboard input routine.
TABLE VII
FUNCTIONS OF INPUT KEYS
Programs Whose Names are in Parentheses not yet Written
Key Program Called Function
Stop program in progress and wait
Start an engine test, no temperature
Start test, measuring temperature
Set up for calibration
Accept calibration
Display one thrust A/D output
Display one temperature A/D output
Display peak thrust to 0.1N
Display total impulse to O.OlN-sec
Display burn time to 0.01 sec
Display thrust curve on TV
Display peak temperature to 1°C
Apply weight-loss correction
Display thrust curve on oscilloscope




















When power is applied to a 6802 microprocessor and the
proper timing is followed on its RESET pin, the chip goes to
address locations FFFE and FFFF for its startup routine
vector. This vector is simply the address of the first step
of the power-up program routine. This routine, entitled
PWRUP in this system, must start with a CLI (clear interrupt
flag) command and should set the initial value of the stack
pointer. In this system, it also temporarily disabled timer
interrupts, set the data direction registers (PAD and PBD)
of the 6530 for input or output as appropriate, and cleared
all static and dynamic RAM. Dynamic memory requires an
initial clearing or refresh before it can be used after power
is first applied to it. The PWRUP routine turned on the
CLEAR LED as its last step (leaving the other LED ' s off),
indicating that the RAM was clear of all test data. The
system then entered a loop where it waited for a keyboard
input
.
Depressing any key on the instrument keyboard caused an
IRQ interrupt to be sent to the 6802. In response, the t>802
went to addresses FFF8 - FFF9 and found the vector for the
IRQ service routine, which was entitled IRQRES. This rou-
tine began with a one-millisecond wait loop to give the key
switch "ringing" time to damp out. It then stored the four
6530 input bits PB1 - PBS which contained the output from the
keyboard encoder in memory location 004b. If the key input
was the stop command (key 0) or the zero-memory command
(key F) , the routine forced an immediate return to the KEYIN
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keyboard response routine to do this and terminated any other
action that the instrument had been doing. Otherwise, IRQRES
simply returned the system to whatever it was doing before
the interrupt, and the new mode action was not taken until
the next time the system returned normally to KEYIN.
The KEYIN routine used an action pointer table technique
[Ref. 12] to develop responses to the key input commands.
This routine compared the contents of address 0046 (filled
by IRQRES) to those of address 0049, the last command exe-
cuted by the system. If they were the same, it did nothing.
This meant that in order to repeat a particular key action,
some other key (generally the "stop" key, key 0) had to be
used in between. If the two memory location contents were
different, indicating that an unexecuted command was pending,
then the key command (multiplied by 3) was used as an offset
for an indexed- address jump into an action pointer table
entitled VECTOR, which started at address FC00. This table
contained unconditional jump instructions, directing the
system to the appropriate programs for response to each key.
For example, if key 5 was pressed, the system jumped to
address FC00 + (3x5) = FC0F, where it found the command
JMP FBA0 telling it to jump unconditionally to FBA0, the
starting address of the program responding to that key.
The accuracy of the time-based measurements made by this
instrument (burn and delay times and total impulse) depended
on having an accurate timing reference available to trigger
an A/D conversion exactly every two milliseconds.
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The easiest way to do this was to use the 6530 programmable
timer to generate a non-maskable interrupt to the 6802 at
this interval. The NMI interrupt sent the 6802 to addresses
FFFC-FFFD, where it found the vector sending it to the re-
sponse routine for this interrupt, NMIRES. This routine
began by reloading the counter so that another interrupt
would be generated in 2.00 milliseconds. It then enabled
the RAM refresh input to the 3242 dynamic RAM controller for
128 microseconds, giving it time to automatically generate
all the signals necessary for a refresh cycle. If a mode
was being executed which required A/D conversion (keys 1
through 6), the program jumped to the ADC12 A/D conversion
subroutine before returning from the interrupt. Otherwise
it returned from interrupt directly at this point.
Because this system had only 48 bytes of RAM available
for stack and these bytes were located just above important
program memory, considerable care was taken to ensure that
the stack did not overflow. The 6802 uses seven bytes of
stack in responding to an interrupt and three bytes to jump
to a subroutine, so this limited the depth to which sub-
routines could be nested, particularly in the interrupt
service routines. Several early versions of this system's
software overflowed the stack. Such overflows were not
possible with the final design.
Although many sections of this system's software were
debugged individually on the Tektronix MDS, several of the
major interactions between them were not. These interactions
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were the ones which depended on the occurrence of NMI timer
interrups and real-time thrust inputs. MDS emulation pro-
vides line-by-line traceouts of the status of every CPU
register as each program instruction is executed, but to
provide this and other valuable debugging services it must
slow the execution speed by a large factor. Interrupt in-
puts to the MDS are enabled for only a small fraction of
each instruction execution cycle, so the MDS seldom sees the
negative-going edge it requires to sense an NMI interrupt.
This meant that the real-time NMI-dependent processes of the
system could not be emulated. A vast amount of time was
required to debug these subroutines and interrupt interac-
tions using a Paratronics 532 Logic State Analyzer. This
device permitted real-time operation of the system with its
own CPU in place, rather than the emulator plug required by
the MDS, but it provided access only to the contents of the
external pins of the CPU (address and data bus) and not to
internal registers. It allowed no interaction for modifying
the contents of memory, and could provide only 256 clock
cycles of traceout at once.
B. SOFTWARE A/D CONVERSION
The hardware required to accomplish a 12-bit successive-
approximation A/D conversion using software and a D/A con-
verter has been described previously. The function of the
software was to generate the proper 12 bits of data to send
to the converter, working with one four-bit word at a time
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while leaving the other eight bits unchanged. The software
also generated control signals for the sample-and-hold cir-
cuit and packed the A/D conversion output from the last four
bits of three separate bytes into one and a half consecutive
bytes.
All of the A/D software was contained in one subroutine
entitled ADC12, which occupied 131 bytes and required 715
microseconds to perform a conversion. This program operated
in straight binary, converting the digital test values to
the complementary binary required by the DAC before sending
them out, then changing the final result back to the straight
binary used in the rest of the system. ADC12 could be called
repeatedly only by the NMIRES interrupt response program, so
the timer NMI interrupt had to be enabled by any program
which required more than one A/D conversion. These programs
generally used a WAI (wait for interrupt) command where the
A/D data was required so that their execution was stopped at
this point until the data was available from ADC12 after the
next timer interrupt.
The ADC12 subroutine began by sending a "sample" command
to the SHC for 14 microseconds, then a "hold" command. Next
it set the initial digital signal to the DAC to 01111...,
corresponding to a 0.00V analog output since the DAC operated
over a -SV to + 5V output range. It then entered a loop where
it worked on only one four-bit word (starting with the most
significant four bits), leaving the other two words set at
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their initial values. Straight binary will be used hereafter
to describe the functioning of this program.
The ADC12 program set the initial value of the current
four-bit test word to 1000, and set a rotating-bit word to
0100. It sent the initial test word to the appropriate
latched DAC input by adding the necessary final three bits
(PA2 - PA0) to enable the proper latch. After 45 microseconds
of executing other instructions, it examined the output of
whichever comparator had been enabled by the program which
had called ADC12. An output of "1" indicated that the DAC
analog output was less than the signal being converted. In
this case, the rotating bit was ORed to the test word, in-
creasing its analog equivalent voltage. If the comparator
output was "0", the rotating bit was subtracted from the test
word instead. In either case, the rotating bit was then
shifted one position to the right and another conversion
cycle was started. After every fourth cycle, a new word was
begun
.
The branches possible in a four-bit straight binary
successive-approximation A/D conversion are illustrated in
Figure 5.
C. MAIN OPERATING PROGRAM
The main operating program of this instrument, entitled
OPER, was the program used during an engine static test.
Its function was to recognize the occurrence of such events










Figure 5. Four-bit straight- binary successive approximation
A/D conversion. Upper branches taken when
comparator output is 0.
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charge actuation regardless of the shape of the input thrust
variation. It computed the value of burn and delay times
and peak thrust and added thrust outputs to accumulate total
impulse, all based strictly upon the input values it received
every two milliseconds from the ADC12 subroutine. Depending
on whether it was called by depressing input key 1 or key 2,
it either ignored the temperature peak detector or accepted
its output once at the end of a test, respectively. This
program was 36S bytes in length. Its operating time varied
widely during the course of a single engine test because of
its numerous conditional branching instructions, but it was
always short enough that its operation (including an A/D
conversion) was completed in the two-millisecond interval
between NMI timer interrupts.
The flow diagram for OPER is shown in Figure 6. The
first action of the program was to check memory location
004E to see if a calibration had been performed since the
system had been turned on. A calibration, which used the
CALSET and CALIB routines described in the next section of
this chapter, caused a flag value to be placed in this
memory location. Only if a calibration had been performed
would the program permit initiation of a test. It indicated
that a test was in progress by turning off the CLEAR LED and
turning on the TEST LED. It then enabled the thrust compar-
ator for the A/D conversion, and averaged the result of
eight conversions to obtain a value of thrust transducer
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eliminated the need to carefully trim the transducer analog
output to -5.000V before each test, since throughout the
rest of the program this zero value was subtracted from the
A/D output to obtain the actual net thrust.
After the preliminary preparations for a test were com-
pleted, the OPER routine waited for a thrust input of 0.50N
or greater lasting at least three timer periods (0.006 sec-
onds) before it decided that a valid test had begun. Setting
a threshold in this manner prevented a single large noise
spike before engine ignition from erroneously causing the
program to begin accumulating durations and total impulse.
The time at which this threshold was satisfied was declared
by the program to be time zero for computing durations, and
for the next 9.50 seconds or until it decided engine burnout
had occurred (whichever came first) it accumulated thrust
outputs for total impulse and examined them to detect a valid
peak value.
The peak value detection logic rejected any peaks which
occurred more than 0.20 seconds after a previous peak of 4.5
Newtons or greater, but accepted all others. "Peaks"
rejected by this criterion were almost always just spurious
output spikes, caused by ejection of an engine casing by its
gas generation charge when there was no delay between burnout
and actuation of this charge. The most recent valid value
of peak thrust was placed in addresses 002C and 002D during




During each cycle of the program between the times when
it recognized ignition and burnout, the net thrust was added
to a three-byte memory location where total impulse was
accumulated. The design limit of this system was 99.99 N-sec.
of total impulse. Since 99.99 Newtons was 3150 A/D counts
and one second was 500 A/D cycles, the maximum value which
this accumulation could reach was 500 x 3150 = 1.575 x 10
,
or 21 bits. The net thrust was obtained by sending the ADC12
direct output to the NETTST subroutine, where the zero refer-
ence value was subtracted.
The burnout detection logic defined burnout as that moment
when the thrust output of an engine first dropped below 1/16
of the peak value recorded by that engine. This is a more
flexible criterion than the fixed threshold value used to
define ignition. At the moment when burnout was recognized,
the total impulse value accumulated was sent to the DIMP sub-
program to be converted to a value in N-sec. and then to be
displayed. The value of the A/D conversion cycle counter was
also sent to a memory location to be remembered as the burn
time
.
After burnout was sensed, the program waited for the
occurrence of a thrust spike at least 0.50 N greater than
the threshold used to determine the burnout. This was pre-
sumed to have come from the activation of the gas- generation
charge on the engine, and its time of occurrence minus the
burn time of the engine was stored as the delay time. At
this point, if the without- temperature mode of OPER was the
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one in progress, the test was considered to be terminated
and the TEST LED was turned off.
If the with^ temperature mode was in progress, or if no
post-burnout thrust spike occurred, OPER continued until 73
seconds after engine ignition before terminating. Tempera-
ture data, if required, was taken just before termination by
averaging eight samples of the output of the peak detector
circuit. This data was then converted to degrees Centigrade
and displayed on the LCD by the DTEMP subprogram.
After each test the peak thrust, burn time, delay time,
total impulse, and (if used) peak temperature were available
for display on the LCD by pressing the appropriate input key.
The instrument could then be prepared for a new test by using
key F to clear all RAM locations except those five where the
calibration data was stored. Doing this caused the CLEAR LED
to come back on and left the CALIBRATED LED on.
D. SUBROUTINES AND MINOR PROGRAMS
Up to this point only the two principal programs used by
this system, plus the interrupt response and power-up rou-
tines and a few subroutines, have been described. The remain-
ing subroutines and minor subprograms were either quite
straightforward or very short and will be discussed only
briefly.
The CALSET subprogram was entered in response to key 3.
It enabled the NMI interrupt in order to gain access to the
A/D subroutine, then averaged eight A/D outputs using the
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AVG8 subroutine. This result was used as the zero-thrust
reference value in the CALIB subprogram.
The CALIB subprogram was entered in response to key 4,
and was meant to be preceded by CALSET. Before selecting
this routine, but after executing CALSET, a 10.00 Newton
calibration weight was placed on the thrust transducer.
CALIB then averaged eight A/D outputs using AVG8 and sub-
tracted from this result the zero-thrust reference value
developed in CALSET. The difference was the net output for
10.00 N of thrust/weight. This calibration value was stored
in a section of RAM that was not erased between static tests,
and was used to convert A/D outputs from the operating pro-
gram into units of thrust or impulse. Upon completion of
CALIB, the CALIBRATED LED was turned on.
The HEXBCD subroutine accepted two bytes of hexadecimal
data as an input and, using the binary- to- BCD conversion
algorithm developed in Ref. 12, converted this data to a
four-digit BCD result. The total impulse display program
(DIMP) could conceivably generate a hex quantity which would
overflow four BCD digits, so HEXBCD included a provision to
generate an output of 9999 if too large a hex input were
provided. It put the BCD output in the high four bits of
four data words, then added the proper data routing control
bits to the end of each word to send it to the appropriate
LCD digit.
The DTHST subprogram was entered in response to key 7.
It took the peak thrust A/D hex value developed by the
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operating program during a static test and multiplied it by
100 with the MULT subroutine, then divided it by the calibra-
tion value with the DVID subroutine. The result was the hex
value of peak thrust in tenths of Newtons. This was then
displayed using HEXBCD.
The DTEMP subprogram was entered in response to key B.
It divided the 12-bit A/D count resulting from conversion of
the peak detector output during a test by approximately 8.
This made each bit of what remained equal to one degree C.
,
so the quotient was converted by HEXBCD and displayed.
The DIMP subprogram was entered in response to key 8.
It started by doubling the hex value accumulated by the oper-
ating program in the three-byte total impulse memory. This
converted the value to units of bit-milliseconds. This was
divided by the calibration, which had units of bits per ION,
putting the quotient in units of 0.01 N-sec. This was sent
to HEXBCD for conversion and display.
The DBTIM (key 9) and DDTIM (key E) subprograms were
combined since their function was virtually identical. They
converted the burn time and delay time, respectively, that
had been accumulated by the operating program into units of
0.01 second and sent them to HEXBCD. This conversion was
accomplished by dividing five into the respective counts of
NMI interrupts, which had been incremented by OPER every
0.002 second.
The DDTHST (key 5) and DDTEMP (key 6) subprograms were
also so similar that they were combined. They provided an
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LCD output of the direct, unconverted result of one A/D
conversion of the thrust and temperature transducer outputs,
respectively. These programs simply enabled the appropriate
comparator, called the ADC12 subroutine once, then sent the
result to HEXBCD.
The MULT and DVID subroutines provided 16 x 24-bit
integer multiplication and 24/24-bit integer division, respec-
tively, for use throughout the program. Both used standard
algorithms taken from Ref. 12. Considerable care was taken
to set up the arithmetic operations required by this system





The objective of this project was to develop a micropro-
cessor-based instrument for accurate static- test measurement
of five performance parameters of small solid-fuel rocket
engines. Maximum and minimum design values for these par-
ameters and maximum allowable errors were established to
define the performance required from the system. It was then
designed and built with the additional constraints that it
have minimum parts cost and that it must operate from two
12-volt batteries and draw no more than one ampere from
either. The final design drew 0.69 ampere from +12V and
0.18 ampere from -12V, and had a 1979 parts cost of about
$350.
In the process of building this instrument and debugging
its 1450 bytes of software, it became apparent that major
simplifications of the software could have been achieved by
using slightly more expensive and sophisticated parts.
Nevertheless, the system was eventually made to operate
exactly as desired, displaying the values of the five par-
ameters one at a time on a four-digit liquid crystal display
after each static test.
A wide variety of solid-fuel model rocket motors were
static tested to verify the instrument's performance. Every
feature of the system functioned as designed on every test.
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Static calibrations proved that the system thrust and
temperature transducers and its A/D conversion routine
delivered satisfactory static accuracy. There is no such
thing as a precision rocket engine which could be used as
a realistic dynamic reference source, so the real-time
accuracy could only be checked approximately. This was
done by recording the analog transducer output signals on
a chart recorder during a static test and measuring them
to estimate the values of the five parameters. These values
were in excellent agreement with the values then presented
by the system on its LCD.
The instrument developed in this project made extensive
use of the arithmetic and decision-making capabilities of a
microprocessor to deliver accurate measurements with rela-
tively inexpensive hardware requiring minimal adjustment by
the operator. These measurements were accurate regardless
of the shape of the input signal as long as this signal was
within the design limits of the system.
This instrument may be modified to test engines of up
to 1000 Newtons of peak thrust and 1000 Newton-seconds of
total impulse by replacing resistor R in the thrust ampli-
fier circuit (Figure 7) by a 2000 ohm resistor and by
replacing the 10.0 N calibration weight with a 100 N weight.
In this case, the thrust data output will be in whole Newtons
and the impulse data in tenths of Newton- seconds . This will
degrade the accuracy for tests of small engines.
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APPENDIX A. CIRCUIT SCHEMATICS













Figure 8. Thermocouple amplifier and filter circuit
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Figure 10. Digital interface circuit
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Figure 11. Microprocessor and its support circuitry
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Figure 13. Digital input/output circuit
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APPENDIX B. INSTRUMENT OPERATING INSTRUCTIONS
1. Apply external +12V and -12V power to the system.
2. Turn on the switch to provide internal +5V power to the
digital circuits. The CLEAR LED should come on and the
LCD should read 0000.
3. Trim the BRIDGE NULL potentiometer while monitoring
thrust transducer output voltage until this voltage is
slightly above -5.00V.
4. Place the temperature sensor in an ice bath and trim the
TEMP NULL potentiometer while monitoring temperature
transducer output voltage until this voltage is -0.400 V.
5. Place the thrust transducer flat and press key 3 to set
up for calibration.
6. With the thrust transducer still flat, place the 10. ON
calibration weight in the engine holder, wait a few
seconds, and press key 4. The CALIBRATED LED should
come on.
7. Place the thrust transducer on its side and clamp it
securely to an extremely rigid and sturdy support.
8. Place the engine to be tested in the engine holder.
Ensure that the ignition leads exert no force on the
engine along its thrust axis. Zero the peak detector
circuit. Attach temperature sensor to the engine.
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9. Press key 1 or key 2 to initiate a test. The TEST LED
should come on and the CLEAR LED should go out. Press
key if it is necessary to cancel a test before the
engine is fired.
10. Fire the engine. The measured total impulse should
appear on the LCD at burnout.
11. When the TEST LED goes out, indicating the end of the
test, read out the performance parameters of interest
by pressing keys 7, 8, 9, B, and/or E.
12. Clear the memory to set up for a new test by pressing
key F. The CLEAR LED should come on and the CALIBRATED















FE05 971C STA A 1CH
FD0? £6F6 LEA A #0F£H
FE09 B71340 STA A PAL
Ftec S6F9 LEA A #0F9'H
FE0E B71340 STA A PAI
ran 6672 LEA A #072K
FI13 B71340 STA A PAI
FI16 8640 WNEX LEA A #40H
FI1S 97 IE STA A HE
FE1A 8605 LEA A #05
FB1C 9715 STA A IBS
FE1E £630 LEA A #&0H
FE20 2026 BRA BAKER
FI22 S61E START LEA A ilH
FE24 £001 SOB A #01
PE26 9713 STA A 1BH
FE2£ 272B BEQ NEXT
FE2A 01 NOP
FE2B 561342 LEA A PBE
FD2E 561342 LEA A FBB
FI31 01 NOP
FL32 ei NOP
FE33 £401 ANB A #01
FE35 2 60 A BNE PAST
FD37 361Z LEA A 1£E
FE39 E61L LEA B 1LH
FE3B ie SBA
FE3C 74001D LSR 1EH
FE3F 2£07 BRA BnXER
FE41 961E PAST LEA A 1EH
FL 43 9A1E ORA A 11 a
FE45 74001E LSR 1IH
FE48 £4F0 BAKER ANL A #CF0H
FE4A 9711 STA A 1EH
FE4C ££F0 EOR A #0ECH
FE4E 9A1C ORA A ICE
FL20 B71I40 STA A PAC
Ft 53 2CCE BRA START
rass 961E NEXT LEA A ' 1EH
JE57 A71? STA a 1FH.X
FE59 7AC01C EEC ica
FE5C 09 EEX
FL5L 2EB7 EGT WNEX
FE5F S62J LEA A 20 H
FL61 CEC004 LEX «£4
FL64 44 PACK LSR A
FE65 09 EEX
>'L66 26FC BNE PACK
H58 9A21 ORA A 2li;
>E6A 9724 STA A 24 H
?s£t mux wore control
jsene "sample" to shc
jset low 11 eac bits to
js2nd "hole" to ssc
;be;in new wore a/e
;set ROTATING BIT
JSET BIT COUNTER
JSET EAC INITIAL VALUE
JEEGI'l new bit a/e
JDECREMENT BIT COUNTER
;GO TO NEXT WORE AFTER «1 BITS
; EXAMINE COMPARATOR
JBRANCH IF SAMPLE > EAC
; SUBTRACT ROT BIT FROM TEST
JSHIFT ROTATING BIT
;OR ROT LIT TO TEST
JSHIFT ROTATING BIT
IMA5K OFF LAST 4 BITS
J COMPLEMENT OUTPUT TO EAC
JADB MUX CONTROL
JSENE TO LAC
5STCHE AEC VALUE UNPACKEL
JANE UNCOMPLEMENTED
IGO TO NEXT WORI
IPACK AEC VALUE IN 2 BYTES
; LOW AEC BYTE
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FE6C 9622 LEA A 223
FD6E CZ0004 LEX #04
FE71 44 PACK2 LSP. A
FL72 09 EEX
FL73 26FC BNE PACK2
FE75 9725 STA A 25H
FL7? 86FC LDA A #0FCH
FL79 £024 SUB A 24H
FD7B £724 STA A 24E
FE7E 860J LEA A #0FH
FI7F 9225 SEC A 25H











FC37 | A7G8 #09
FC39 16H
FC3B 8600 LEA A #00
FC3E 9714 STA A 14H
FC3F 9715 STA A 15H
FC41 9616 AVG LEA A 16H
FC43 £001 SUE A #1
FC45 9716 STA A iea
FC47 2F12 BLE RUN1
7C49 CI WAIT NOP
FC4A i.1 NOP
FC4B 3E VAI
FC4C 9614 LEA A 14H
FC4E D624 LDA B 24H
FC50 IB ABA
FC51 £714 STA A 14H
FC53 9615 LDA A 1SH
FC55 £925 AEC A 25H
FC57 £715 STA A 15H
FC59 20E6 BRA AVG
FC5B CE0003 RUN1 LEX #03
FC5E 740015 RUN LSR 15H
FC61 760014 ROR 14H
FC64 09 LEX
FC65 26F7 BNE •RUN
FC67 39 RTS





JCHANGE SIGN CF RESULT
JAVIRAGES 8 A/D OUTPUTS
;WAIT FOR A,E OUTPUT
;AEE 8 A/E OUTPUTS










FE00 1 OPER 4 EH
FE02 910? A #0FH
FE04 26FA BNE OPER
7E06 3F SWI
FE07 8602 HA A #2
FE09 9726 STA A 26K
FE0B 8620 LDA A #20H
FE0D 9729 STA A 29 H
FE0F B6D3 LrA A O0D3H
FEU B71340 STA A PAL
FE14 8663 LDA A 863E
FE16 171340 STA A PAE
FE19 9742 STA A 421
FE1E EIFC37 JSR AVG8
FE1I 3E STRT VAI
FE1F EEFS28 JSR NETTST
FE22 9C46 LEA A 463
FE24 260F BNE STRT1
FE26 9617 LEA A 17H
FE23 8012 SOB A *13
FE2A 9615 LEA A 1SH
FE2C 6200 S3C A #0
FE2E 2EE2 BLT STRT
FE30 7A0026 EEC 26H
FE33 2CZ9 BGE STRT
FE35 6601 STRT1 LEA A #:
FE37 9748 STA A 46 B
FE39 9E27 ALE A 27rf
FE3B 9727 STA A 27H
FE3D 9628 LDA A 2SH
FE3F 8900 AEC A #C
FE41 9728 STA A 26H
FE43 8187 CMP A #eFH
FE45 2607 BNS T£ST1
FE47 8602 LEA A #02
FE49 9739 STA A 39 ri
FE4E 7EFF2C > JMP DELAY
FE4E 962B TEST1 LEA A 2ES
FE50 27G3 BEQ TEST
FE52 7EFF17 > jmp TEST3
FE55 9627 TEST LEA A 27H
FE57 60SK SUB A uezE
FE59 9626 LEA A Zha
FE5B 8212 SBC A «12H
FE5D 2IC4 BLT BURN
FE6F eeei LEA A B01
FE61 972B STA A 2Bii
FE63 962b BURN LLA A 21
H
FE65 2703 BEQ STORE
FE67 7EFEF5 > JMP TtST2
FE6A 6603 STORE LEA A »3
F26C 9B2A ADE A 2AB
FE6E 972A STA A 2AH
FE70 9629 LE\ A 29 K
Fi.72 8900 AEC A tH'
FE74 9729 STA A 2&H
FE76 EE29 LLX 2911
FE78 9620 ST0R1 LEA A 20[{
FE7A A700 STA A X
FE7C 09 LEX
FL7D 9C21 LLA A 2111
FE7F A700 STA A X





JAVG PRESENT OUTPUT PCS ZERO BKF
,'WAIT FOR TIMER INTERRUPT
;SUBTRACT ZERO REF FROM A/D
JBRANCH IF THST STARTZL
JWA.IT FOR THRUST > 0.50N
JWAIT FOR THST EI FOR 3 COUNTS
JTIME JOUNTER LCW BYTE
,'TIMS COUNTER HIGH BYTE
JSTCP T IMING AFTER 73 SEC
JiYFASS IF BURNOUT PAST
JSTCP STORING THST AFTER 9.50 SLC
JBYPASS IF 3URNOUT FAST
J MEMORY POINTER LOW
;me;iory POINTED H IGH
{INCREMENT MtHORY POINTER 'Y





























































































































































































STA A 3c H










J SUBTRACT FMAX FROM THRUST
JBRANCH IF FMAX > THRUST
;VAo PREVIOUS FMAX > 4.5M?
;branch if yes
5 set fmax = thrust
; REMSMBSfl TIME 07 FMAX
,'FINE TIME-TMAX
;last fmu more than ? .2 sec fast?
; branch if no
;aei thst to totil impulse
;to?u impulse :-:igh byte
iihue fmax by 16
ILSD OT FMAX/16
ifSD CF FMAX, 16
f FMAX/16 - THST
iSP.AflCH IF THST<PMAX/ie
lEI.Af.CH IF BURNOUT PA
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FEFB 9626 LEA A 28fl
FEFF 6200 SBC A #C0
FF01 2Ce3 BGE TBURN
FF03 7EFE1E JMP STRT
FF06 8601 TBORN LEA A #ei
FF08 972B STA A 2£H
FF0A 9527 LLA A 27fi
FFec 9737 STA A 37H
FFBE 9628 LEA A 28 K
FF10 9736 STA A 38H
FF12 7EFPC8 JMP LIMP
FF15 2212 BRA GOBCK
FF17 9t35 test: LEA A 35H
FF19 6E0F ALL A #15
FF1B 9636 LEA A 3cH
FFir 6900 AEC A ten
FF1F 9635 LLA A 35K
FF21 9ei7 SUB A 17E
FF23 9636 LLA A 36H
FF25 9213 SBC A 18H
FF27 21-63 BLT- BELAY
FF29 7EFL1E • \jOBC k JMP STRT
FF2C £639 ielay LU A 39fl
FF2E 2610 BNE TEMPI
FF30 6601 LLA A #ei
FF32 9739 STA A 39H
FF34 9627 LLA A 27 H
FF36 9E37 SUB A 37H
FF36 973A STA A 3AH
FF3A £626 LLA A 23E
FF3C 9233 SEC A 33H
FF3E 973B STA A 3EH
FF40 £649 te KPl LLA A 49H
7F42 8101 CMP A #01
FF44 2602 ENE TEMP
FF46 2eiE BRA FINIS
FF46 9639 TE rp LEA A 39H
FF4A 6102 CMP A #e2
FF4C 2702 BEQ TEMP2
FF4E 201s ERA GOECK
FF50 6CC3 TE ^P2 LLA A #CC3H
FF52 B71340 STA A PAE
FF55 3600 LLA A ttLQ
7F57 S714 STA A 14H
FF59 £71b STA A 15H
FF5B BIFC37 JSR AVuS
FF5E 9tl4 LDA A 14FI
FF60 £71? STA A ±?H
FF62 9615 LIA A 1EH
FF64 9723 STA A 23H
FF66 B653 FI MS LLA A »53H
FF68 E71i40 STA A pa:
FF6E £742 STA A 42 y
FF6D 7EFB65 JHP KETXN
TtZc EIKP EQU 0?ECeii
FA40 TT emp EQO 0i A4eH
FC37 AV 18 EQU CFC37ti
F828 NETTST EQU 3F628H
1340 PA i EGU 1340H
FE65 k: TIN EQU
ENL
0f:6L:i
?IS TIME > 0.20 SEC?
JBRANCH IF YES
JVAIT FOR NEXT A/I OUTPUT
SBOBN TIMS LOW BYTE
JBORN TIME HIGH BYTE
; '. F.vAX/16.Me.5N - THST
; BRANCH If EJECTION OCCURS
JBRANCH IF EJECTION PAST
JDEIAY TIME (LG )
; DELAY TIME [El )
JBRANCH JNLESS IN NO-TEM? MOD:
(BRANCH IF TIME > 73 SEC
JENiiLE PK LET COKPARAT03
;STCRI PEAS TEMP (LC)
ISTCRE PEAK TEMP (HI)











FB44 Btti) A #68H
FE46 E71345 STA A 1345H
FB49 E71343 STA A 1343H
FE4C et'00 LEA A #00 6
FB4E 9744 STA A 44H
FB53 9749 STA A 49H
FB52 S67F LEA A #i.7FH
FB54 9745 STA A 4cK
FE56 9E44 LES 44il
FB58 86FF LEA A #eFFH
FB5A B71341 STA A 1341H
FB5E BEFC6B V JSR ZERO
FB60 eei3 LEA A 013H









FI65 | KEYIN 4£H
FB67 4SE
FB69 2ee2 BNE KEYACT
FE6B 2078 BRA KEY IN
FB6D S749 KEYACT STA A 49ii
FB6F 9E49 AEE A 49H
FB71 9B49 A EL A 4aH
FB73 9731 STA A 3LE
FE75 36FC LEA A frCFCB
FE77 973C STA A 3CB
FI79 LE3C LEX 3CH






FCSB | Z^FO \ #00
FC8E 9740 STA A 40 H
JC8F 9741 STA A 4 in
FC91 BEFF70 JSE HEXBCD
FC94 CE0048 LLX #483
FC97 860£ LEA A #£0
FC99 1788 CLEAR STA A X
FC9B 09 EEX
FC9C 26FB BNE CL=.AR
FC9E CZ5FFF L1X »5FFIH
FCA1 Beets LEA A »ee
FCA3 A7C£ CLR2 STA A X
FCA5 1719 STX 19 H
FCA7 09 EEX
FCA8 9613 LDA A lSd
FCAA C61J LEA B rtlFa
FCAC 11 CBA
FCAE 2704 BEQ CLR3
FCAF stefc LEA A • /»£0
?CB1 20FC BRA CLn2
FCE3 9C4E CLR3 LEA A 4K-I
FCB5 C60F LEA 3 "i'FH
FCE7 11 CEA
FCB8 2604 ENE CLK1
i'CEA 8643 LIA A »43H
FCBC 2002 BHA DISP
FCEE 6013 CLR1 LEA A »13B
FCCfl 17134b risp STA A PAi
FCC3 974 2 STA A 42 H
FCC5 B71315 STA A 134SH
Fcce 39 RTS
;eisabli mi from timlr
;sst LATA DIR REG B FOR INPUT
JSET STACK POINTER TO 007?
JSET LATA LIB REG A FOR OUTPUT
! CLEAR ALL HAM
rEAS MOEE SET FROM
SSETBOAHD CHANGEI?
J IF NO, 10 NOTHING
; iy yes
,
ju:-; p to response
5L0AI OFFSET FOR JUMP
;LOnE BASE ADDRESS FOR JUI'F
;JU"PF TO MOIE RCUTIM5
; VECTOR TAIL::
! Z E h L C E
;CLr.A~ ZERO -PAH. RAf
; CLEAR EYNAMIC F.AM
JTEST IF CALIBRATED
; IF IfES .
;tur'< 0"j c« li p s cls led
; I:' \0,
JTURN ON CLB LED









#00FF70 j HEXICI JCLEAR OUTPUT
FF72 973E J STA A 3EH JBCD OUTPUT (HI )
FF74 973F STA A 3FH JBCD OUTPUT (LO)
FF76 ceie LEA B #16
FF73 D747 STA B 47H
FF7A 8526 LEA A #25H
FF7C 9041 SUB A 413
FF7I 2C06 BGE SHIFT
FF60 £627 LEA A #27H JIF INPUT tfILL CAUSE
FF32 £741 STA A 4 IK JCVIRFLCW, THEN PAKE
FF64 £60F LEA A #0FH J OUTPUT = 9999
FF&e 9740 STA A 40H
FF8S 780040 SHIFT ASL 4CH JSSX INPUT (LO)
FFSB 790241 ROL 41H ;hkx INPUT (HI)
FF52 CE0C01 LDX #01
FF91 £600 EOUEL LEA A #d0
FF93 49 ROL A ;PUT5 CARRY BIT IN A
FF94 A93E ADC A 3ZH.X
FF96 IE EAA
FF97 2408 BCC SIDE
FF99 AB3E ADD A 3EH.X
FF9B 19 LAA
FF9C A73E STA A 3EH.X
FF9E 01 SEC
FF9F 2005 BRA EICP.
FFA1 A93E SIDE ADC A 3EH.X
FFA3 19 EAA
FFA4 A73E STA A 3EH.X
FFAe £9 DECR DEX
FFA7 IF19 STX 19H
FFA9 2CE6 BGE EOUEL
FFA3 7A0047 DEC 475
FFAE 2EI£ BGT SHIFT
FFE0 CE0k02 LEX #02 JSTCRES OUTPUT IN LCD
FFB3 8604 LDA A #04H :OUTPUT LATCHES
FFB5 £743 STA A 43H
FFB7 A63D OUT LDA A 3EH.X
FFB9 64F0 ANL A #0F0H
FFBB
FFEE
9A43 ORA A 43H JAEIS LATCH hUX CONTRCL
171340 STA A PAI JE1GITS 2 THEN 4
FFC0 S6FF LEA A OC'FFH
FFC2 4A SEND DEC J
FFC3 25FL BNE SEND
FFC5 A63E LEA A 3 I il
, X
FFC7 48 ASL A
FFC6 43 ASL A
FFC9 46 ASL A
FFCA 48 ASL A "
FFCB 7C0043 INC 43H
FFCE 9/43 ORA A 43a
FFE0 B71340 STA A PAI. ; DIGITS 1 THEN 3
FFL3 66 FF LEA A #0FFH
FFE5 4A SENE1 EEC A
FFE6 26PI BNE SENE1
FFD8 7C0343 INC 43H
FFLB 09 LEX











FAE3 01 WAIT NOP
FAB4 09 rzx
FAB5 26FC BNE WAIT
FAB7 86F3 LIA A #£F3H
FAB9 B71340 STA A PAD
FABC 9(542 LIA A 42H
FABE B71340 STA A PAD
FAC1 B61342 LIA A PBI
FAC4 841E AM A #1EH
FAC6 44 LSR A
FAC7 9746 STA A 46H
FAC9 9646 LEA A 46H
FACB 2706 BEQ TAKIN
FACt 610F CMP A «CFH
FACF 2702 BEQ TAKIN
Faei 2£21 BRA BACK
FAD3 9642 TAKIN IDA A 42 H
FAL5 8163 CMP A #63E
FAD7 2607 ENS TAK
FAE3 8653 LIA A *53H
FA IB B71340 STA A PAL
FADE 9742 STA A 42H
FAE0 32 TAK PUL A
FAE1 32 POL A
FAE2 32 PUL A
FAE3 32 POL A
?AE4 32 PUL A
FAE5 32 PUL A
FAE6 32 PUL A
FAE7 8c65 LEA A #65H
FAE9 36 PSH A
FAEA 6cFB LDA A tfCFBH
FAEC 36 PSH A
FAEE 6600 LEA A aC0
FAEF 3c PSH A
FAF0 36 PSH A
FAF1 36 PSH A
FAF2 36 PSH A
FAF3 35 PSH A
FAF4 3B BACK RTI
1340 PAD EQU 1340K
FF70 HEXBCE EQU 0JF73ri










FC68 | NMIRES »24G
FC6A 134EH
FC6E 9642 LEA A ' 42H
FC6F SA26 ORA A #8
FC71 B71340 STA A PAL
FC74 CLC00F LLX #15
FC77 er WAIT EF.X
FC7E 26FI BNE WAIT
PC7I 9642 LEA 1 42 E
FC7C 84f7 AM A #v!r'7H
FC7E B713t0 STA A PAD
FC61 9649 LLA A 49H
Fees ee0? SUB A «7
FC55 2KE3 fcCT BfCK
FC67 BLFI00 J5R ADC12
FC^A 31 BACK RTI






; RESTORE LED COTFUT
JlNFUT KET30ARI ENTRY
5MA5K OFF KET BITS
?IF NOT STOP OR ZERO
}CCfMAN2S,EST0RN TO
J PROGRAM
JIS TEST LEX ON?
IIF YES , TURN OFF
J IF STOP OR ZERO KEY
ithS PRZS5EL, RETURN
;to keyin only
;LOAE TIMER FOR 2 MSEC
; ENABLE RAM REFRESH
;WAIT FOR RAM REFRESH
ISTCP RAM REFRESH
IWHAT MOEE WAS SELECTFL
; BY S2IBOARD?








FA 40 | ETEKP | LIA
1 r STA
#00
FA 42 £701 A 0ia
FA44 970i STA A 0E:-:
FA46 970A STA A 0AH
7A48 6655 LEA A #£BH
FA4A 901F SUB A 1FH
FA4C S7CC STA A 0CH
FA4E see? LEA A 007
FA50 9223 SBC A 233
FA52 970B STA A 0BH
FA54 661F LIA A #31
FA56 6?ej STA A 0FH
FA 53 C20002 LEX #02
FA5B £50 C QUAL LIA A 0CH
FA5L £Bec All A 0CH
FA5F £70C STA A 0C3
FA61 &60B LEA A 0BK
FA63 990B ALC A 03H
FA65 S70B STA A 0BE
FA67 P60A LIA A 0AK
PA69 S90A ADC A 0AH
FA6B £704 STi A 0AE
FA6L 09 EZX
FA6E 25LB BNS QUA I
FA70 BIFI64 JSR 1 V 1
1
FA73 960B LDA A 0BH
FA75 £741 STA A 41H
FA77 9fcfcC LDA A 0CH
FA79 9740 STA A 4*;h
FA7B BIFF70 JSR HEXECD
FA7E 7EFB6c Jt'P £EYIM
FAee >. . OEG
| ETEST j LIA
0FA00H
FA00 9521 i 2IH
FA 02 = 706 A 06H
FA04 £52C LEA A 2C d
FA06 £70; STA A 05E
FA06 8664 LIA A #1^0
FA0A £7C4 STA A C4H
FA0C 6601' LEA A »tf0
FA0E 9702 STA A 02H
FA10 970 3 STA A 03H
FA12 £7«3I STA A 0Dt
FA14 BIFICF JSR f-ULT
FA17 9fcC2 LDA A 0£H
FA19 £70 A STA A 0Ali
FA13 9603 LDA A 33K
FAIL £701 STA A Jl-n
FA1F £t* 1 LIA A ' .J4R
FA21 970 C STA A 0CH
FA 23 £t iA LIA A 4/.K
FA25 97 K? STA A 0FH
FA27 £b4E LIA A 4fcrt
FA 2 9 970 I STA A 0EB
FA2B EIFL64 JSR DVID
FA2E £60C LIA A 0Cc
FA30 974U STA A 4 0H
FA32 £tf£ LIA A .* t ti
FA34 £741 STA A 41H
FA3'J HFF70 JSR 11 EX EC i
FA39 7LFL65 J^P KLYIN
FI64 DVIE EQU 0F184H
FLCF fULT ECU /FECFii
JEISPIAY TEMP IN IEG C
;SET UP FOR EIVISION
;CH-NGE SIGN OF AEC
;31 TO EIVISOR
; QUADRUPLE OUTPUT
OO/v-'.RT T^MP TO tHTL- DEGREES
BY E-IV IEING A I COiJN'I
iY 7.75
Ji'ISPLAY PiliE TE v PERAT"flE
;PE\K T£RUST If; Z .IN
JFMAX ,LC ) TO fPCAND
5FMAX .HI; TO MPCAND
JfULTIPLI'i? - K0
fM'JLTIPLY FMAX BY 1C-0
JFr.CJCT TC DIVIIENI HI
[EIVIDENI MED
JDHIDE.'iB ILC'
; CALI h ro I. i vi son vLc )
ICALIB TO LIV1SCR (MED)
; L I V I , K hSCLUCT ?Y 10 N.
;II"-PLAY PF.AX THuUST
; ?MAX ( LC) TO II EX BCD



























































































































































































































































J BRANCH IF NO OVERFLOW
JCANCiL SUBTRACT IF OVERFLOW
;FUT A IN QUOTIENT






(BRANCH IF r'JLT I PLI ZFi BI
;ALE fULTIPLlC\:JD IF







































































































































































































































;suetract calie ZERO RE? (LO^
;CALI3RATI0N (LO)
{SUBTRACTS CALIB ZERO SEF (31)
{CALIBRATION '311





;CAIIE ZERO RE? ( LO !





























FBC8 | LIMP 32H
FBCA 9E32 ADD A 32a
FBCC 970C STA A 0CH
FECE £633 LEA A 33n
FBE0 ££33 AEC A 33d
FBE2 970E STA A 033
FBI4 £634 LEA A 34H
FEL6 £534 AEC A 34a*
FBD6 972A STA A 0A3
FEEA 964A LEA A 4.5 H
FBEC £70J STA A 0Frf
FBEE 9C4B LDA A 4f5
FEED £70E STA A 0Ea
FBE2 seee LEA A #e©
FBE4 £701 STA A 3 £..-5
FEE6 BLFL84 JSP. rvn
FEES 9c0B LTA A 0pa
FBEB £741 STA A 41fi
FEEL 960 C LEA A 0CH
FEEF 9740 STA A 4CH
FBF1 BEFF70 J3R EEXBCD
FEE 4 £649 LEA A 49H
FBF6 £002 SUE A #2
FEF5 2t,03 EGT ECS
FBFA 7EFF17 JMP TEST3





FB00 9C37 LEA A 37H
FB02 970 C STA A sen
FB04 9638 LEA A 33.-'
FE0c 97ZE- STA A 3B3
FB03 56C5 SETUP LEA A *C5
FBCA »70F STA A BFH
FE0C = 600 LEA A net
FB0E 370T STA A 0IH
FB10 £70£ STA A 2I-:
FB12 370A STA A £AH
FBI 4 BEFE34 JSR DVIE
FB17 9t0C LIA A 0Ch
FBI 3 3740 STA A 40 3
FE1E 960E LEA A 2bd
FBir 9741 STA A 4 1.1














FB2<3 963* LEA A 31H
FE2A £70E STA A 01::-:
FB2C 20 LA BP.A SiTUF
FE2E 7EKL65 GOFK JMP KEYIN
FF17 TEST3 KQU CFF17H
FF7fi HEXPCT ECU fr PF70H




jcovputes & eisplats impulse
;eouble impuls
JSTCBE IMPULS IN EIVIEE\D
ISTCRE CALIBRATICN IN EIYI3CH
JFFEFORM EIVISION TC 311
; UN ITS DF .01 N-SEC
; co --vert quotient tc ec.
;anl display
; CONVERT BURN TIME
; INTERVAL COUNT
JMOVE BURN TIME TO II'/IIEME
;DI V I 50H "5
;CL£AR OTHER EIVISION EYTES














F62A SUB A 14H
F62C 9717 STA A 173
F62E £4F0 ANL A #0F0H
FS3C £721 STA A 21H
F632 9625 LDA A 25H
F634 £215 SEC A 15H
.''£36 9718 STA A l&H
F635 £46 3 ANL A »80H
F63A £162 CKP A #&0H
F£3C 2.-(38 BNE NET
F£3> £C0k! LEA A n<c<&
F£4£ 9717 STA A 17H
F642 9713 STA A l&H
F£44 9721 STA A 21H
F646 C.-.£P04 NET LIX #04
F649 £617 LEA A 17H
F£4E itia LEA B 16H
FS4L 46 UNPCK ASL A
•84E 56 ASL B
F£4? C9 DEX
F850 iFl£ STX 1SH
F352 2EF9 3GT UNPCK
F854 9720 BACK STA A 2eH














>BA5 Sr42 LEA A 42H









FE51 3642 LLA A 42H
»";i: :7U40 STA A PAD
Fbic :- Df D00 ATOE JSR AEC12
7B5S 5fc2i LEA r. r.4H
c"c ; E s
r
.
4;' STA A 405
FBEE 9 62 5 LEA A 2j;!
F2£F 9I'/41 STA A 41h
BDFF70 JSS HEXICi
? EC4 7E:L65 jrp KEY IN
F'r'r i' Hi] /.PCS EQU ^7F7e•i
::5i X'.YIN EQ'J •)Fi65.i
l :4t pa: ECU 134e.I
/Eee ADC12 e;j eyit-eH
jnft thrust low byte
;unpacxei net thrust mee byte
;net tsrust high byte
;makes net thrust zerc
; if negative
JUNFACKED NET THRUST LOW BYTE
JUNPACKED NET THRUST HI BYTE
JEMAEL3 THf'JST CONPAR/.TCR
IEN.-.LLE THERMOCOUPLE CO,v PARaTOu
;lca ad: ro hexbcd
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